

Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware

Juan Gómez-Luna, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F. Oliveira, Onur Mutlu

Technology Transfer

- Industry interactions
 - Sreenivas Subramoney, Intel
 - Anant Nori, Intel
- Publications
 - Gómez-Luna et al., "Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware," CUT 2021.
 - Gómez-Luna et al., "Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System," IEEE Access 2022.

Benchmarking Memory-Centric Computing Systems:

Analysis of Real Processing-in-Memory Hardware

Juan Gómez Luna, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F. Oliveira, Onur Mutlu

https://arxiv.org/pdf/2105.03814.pdf

https://github.com/CMU-SAFARI/prim-benchmarks






Executive Summary

- Data movement between memory/storage units and compute units is a major contributor to execution time and energy consumption
- Processing-in-Memory (PIM) is a paradigm that can tackle the data movement bottleneck
 - Though explored for +50 years, technology challenges prevented the successful materialization
- UPMEM has designed and fabricated the first publicly-available real-world PIM architecture
 - DDR4 chips embedding in-order multithreaded DRAM Processing Units (DPUs)
- Our work:
 - Introduction to UPMEM programming model and PIM architecture
 - Microbenchmark-based characterization of the DPU
 - Benchmarking and workload suitability study
- Main contributions:
 - Comprehensive characterization and analysis of the first commercially-available PIM architecture
 - **PrIM** (<u>Processing-In-Memory</u>) benchmarks:
 - 16 workloads that are memory-bound in conventional processor-centric systems
 - Strong and weak scaling characteristics
 - Comparison to state-of-the-art CPU and GPU
- Takeaways:
 - Workload characteristics for PIM suitability
 - Programming recommendations
 - Suggestions and hints for hardware and architecture designers of future PIM systems
 - PrIM: (a) programming samples, (b) evaluation and comparison of current and future PIM systems

Data Movement in Computing Systems

- Data movement dominates performance and is a major system energy bottleneck
- Total system energy: data movement accounts for
 - 62% in consumer applications*,
 - 40% in scientific applications*,
 - 35% in mobile applications[☆]




^{*} Boroumand et al., "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks," ASPLOS 2018

^{*}Kestor et al., "Quantifying the Energy Cost of Data Movement in Scientific Applications," IISWC 2013

[☆] Pandiyan and Wu, "Quantifying the energy cost of data movement for emerging smart phone workloads on mobile platforms," IISWC 2014

Data Movement in Computing Systems

- Data movement dominates performance and is a major system energy bottleneck
- Total system energy: data movement accounts for
 - 62% in consumer applications*,



SAFARI

^{*} Boroumand et al., "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks," ASPLOS 2018

^{*}Kestor et al., "Quantifying the Energy Cost of Data Movement in Scientific Applications," IISWC 2013

^{*}Pandiyan and Wu, "Quantifying the energy cost of data movement for emerging smart phone workloads on mobile platforms," IISWC 2014

UPMEM Processing-in-DRAM Engine (2019)

- Processing in DRAM Engine
- Includes standard DIMM modules, with a large number of DPU processors combined with DRAM chips.
- Replaces standard DIMMs
 - DDR4 R-DIMM modules

Task ID: 2946.001

- 8GB+128 DPUs (16 PIM chips)
- Standard 2x-nm DRAM process
- Large amounts of compute & memory bandwidth





Short Paper Version

Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware

Juan Gómez-Luna ETH Zürich

Izzat El Hajj American University of Beirut

University of Malaga

Ivan Fernandez Christina Giannoula Geraldo F. Oliveira Onur Mutlu National Technical University of Athens

ETH Zürich

ETH Zürich

https://doi.org/10.1109/IGSC54211.2021.9651614

https://arxiv.org/pdf/2110.01709.pdf

https://github.com/CMU-SAFARI/prim-benchmarks



Long Paper Version

Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture

Juan Gómez-Luna¹ Izzat El Hajj² Ivan Fernandez^{1,3} Christina Giannoula^{1,4} Geraldo F. Oliveira¹ Onur Mutlu¹

¹ETH Zürich ²American University of Beirut ³University of Malaga ⁴National Technical University of Athens

https://doi.org/10.1109/ACCESS.2022.3174101

https://arxiv.org/pdf/2105.03814.pdf

https://github.com/CMU-SAFARI/prim-benchmarks



Observations, Recommendations, Takeaways

GENERAL PROGRAMMING RECOMMENDATIONS

- 1. Execute on the *DRAM Processing Units* (*DPUs*) **portions of parallel code** that are as long as possible.
- 2. Split the workload into **independent data blocks**, which the DPUs operate on independently.
- 3. Use **as many working DPUs** in the system as possible.
- 4. Launch at least **11** *tasklets* (i.e., software threads) per DPU.

KEY OBSERVATION 7

Larger CPU-DPU and DPU-CPU transfers between the host main memory and the DRAM Processing Unit's Main memory (MRAM) banks result in higher sustained bandwidth.

PROGRAMMING RECOMMENDATION 1

For data movement between the DPU's MRAM bank and the WRAM, use large DMA transfer sizes when all the accessed data is going to be used.

KEY TAKEAWAY 1

The UPMEM PIM architecture is fundamentally compute bound. As a result, the most suitable work- loads are memory-bound.

Outline


- Introduction
 - Accelerator Model
 - UPMEM-based PIM System Overview
- UPMEM PIM Programming
 - Vector Addition
 - CPU-DPU Data Transfers
 - Inter-DPU Communication
 - CPU-DPU/DPU-CPU Transfer Bandwidth
- DRAM Processing Unit
 - Arithmetic Throughput
 - WRAM and MRAM Bandwidth
- PrIM Benchmarks
 - Roofline Model
 - Benchmark Diversity
- Evaluation
 - Strong and Weak Scaling
 - Comparison to CPU and GPU
- Key Takeaways

Accelerator Model

- UPMEM DIMMs coexist with conventional DIMMs
- Integration of UPMEM DIMMs in a system follows an accelerator model
- UPMEM DIMMs can be seen as a loosely coupled accelerator
 - Explicit data movement between the main processor (host CPU) and the accelerator (UPMEM)
 - Explicit kernel launch onto the UPMEM processors
- This resembles GPU computing


System Organization (I)

 In a UPMEM-based PIM system UPMEM DIMMs coexist with regular DDR4 DIMMs




System Organization (II)

- A UPMEM DIMM contains 8 or 16 chips
 - Thus, I or 2 ranks of 8 chips each
- Inside each PIM chip there are:
 - 8 64MB banks per chip: Main RAM (MRAM) banks
 - 8 DRAM Processing Units (DPUs) in each chip, 64 DPUs per rank



2,560-DPU System


- UPMEM-based PIM system with 20 UPMEM DIMMs of 16 chips each (40 ranks)
 - P21 DIMMs
 - Dual x86 socket
 - UPMEM DIMMs coexist with regular DDR4 DIMMs
 - 2 memory controllers/socket (3 channels each)
 - 2 conventional DDR4 DIMMs on one channel of one controller





640-DPU System

- UPMEM-based PIM system with 10 UPMEM DIMMs of 8 chips each (10 ranks)
 - EI9 DIMMs
 - x86 socket
 - 2 memory controllers (3 channels each)
 - 2 conventional DDR4 DIMMs on one channel of one controller




Outline

- Introduction
 - Accelerator Model
 - UPMEM-based PIM System Overview
- UPMEM PIM Programming
 - Vector Addition
 - CPU-DPU Data Transfers
 - Inter-DPU Communication
 - CPU-DPU/DPU-CPU Transfer Bandwidth
- DRAM Processing Unit
 - Arithmetic Throughput
 - WRAM and MRAM Bandwidth
- PrIM Benchmarks
 - Roofline Model
 - Benchmark Diversity
- Evaluation
 - Strong and Weak Scaling
 - Comparison to CPU and GPU
- Key Takeaways

Vector Addition (VA)


- Our first programming example
- We partition the input arrays across:
 - DPUs
 - Tasklets, i.e., software threads running on a DPU



CPU-DPU/DPU-CPU Data Transfers


- CPU-DPU and DPU-CPU transfers
 - Between host CPU's main memory and DPUs' MRAM banks

- Serial CPU-DPU/DPU-CPU transfers:
 - A single DPU (i.e., I MRAM bank)
- Parallel CPU-DPU/DPU-CPU transfers:
 - Multiple DPUs (i.e., many MRAM banks)
- Broadcast CPU-DPU transfers:
 - Multiple DPUs with a single buffer



Inter-DPU Communication

- There is no direct communication channel between DPUs
- Inter-DPU communication takes places via the host CPU using CPU-DPU and DPU-CPU transfers
- Example communication patterns:
 - Merging of partial results to obtain the final result
 - Only DPU-CPU transfers
 - Redistribution of intermediate results for further computation
 - DPU-CPU transfers and CPU-DPU transfers



How Fast are these Data Transfers?

- With a microbenchmark, we obtain the sustained bandwidth of all types of CPU-DPU and DPU-CPU transfers
- Two experiments:
 - I DPU: variable CPU-DPU and DPU-CPU transfer size (8 bytes to 32 MB)
 - I rank: 32 MB CPU-DPU and DPU-CPU transfers to/from a set of I to 64 MRAM banks within the same rank
- Experiments with more than one rank
 - Channel-level parallelism


Outline

- Introduction
 - Accelerator Model
 - UPMEM-based PIM System Overview
- UPMEM PIM Programming
 - Vector Addition
 - CPU-DPU Data Transfers
 - Inter-DPU Communication
 - CPU-DPU/DPU-CPU Transfer Bandwidth
- DRAM Processing Unit
 - Arithmetic Throughput
 - WRAM and MRAM Bandwidth
- PrIM Benchmarks
 - Roofline Model
 - Benchmark Diversity
- Evaluation
 - Strong and Weak Scaling
 - Comparison to CPU and GPU
- Key Takeaways

DRAM Processing Unit


Task ID: 2946.001

PIM Chip



DPU Pipeline

- In-order pipeline
 - Up to 350 MHz
- Fine-grain multithreaded
 - 24 hardware threads
- 14 pipeline stages
 - DISPATCH: Thread selection
 - FETCH: Instruction fetch
 - READOP: Register file
 - FORMAT: Operand formatting
 - ALU: Operation and WRAM
 - MERGE: Result formatting




Arithmetic Throughput: Microbenchmark

- Goal
 - Measure the maximum arithmetic throughput for different datatypes and operations
- Microbenchmark
 - We stream over an array in WRAM and perform read-modify-write operations
 - Experiments on one DPU
 - We vary the number of tasklets from I to 24
 - Arithmetic operations: add, subtract, multiply, divide
 - Datatypes: int32, int64, float, double
- We measure cycles with an accurate cycle counter that the SDK provides
 - We include WRAM accesses (including address calculation) and arithmetic operation



Arithmetic Throughput: 11 Tasklets




Task ID: 2946.001

KEY OBSERVATION 1

The arithmetic throughput of a DRAM Processing Unit saturates at 11 or more tasklets.

This observation is consistent for different datatypes (INT32, INT64, UINT32, UINT64, FLOAT, DOUBLE) and operations (ADD, SUB, MUL, DIV).

Arithmetic Throughput: Native Support




Task ID: 2946.001

KEY OBSERVATION 2

- DPUs provide native hardware support for 32- and 64-bit integer addition and subtraction, leading to high throughput for these operations.
- DPUs do *not* natively support 32- and 64-bit multiplication and division, and floating point operations. These operations are emulated by the UPMEM runtime library, leading to much lower throughput.


DPU: WRAM Bandwidth

PIM Chip



DPU: MRAM Latency and Bandwidth **PIM Chip**

Task ID: 2946.001



MRAM Bandwidth


- Goal
 - Measure MRAM bandwidth for different access patterns
- Microbenchmarks
 - Latency of a single DMA transfer for different transfer sizes


```
    mram read(); // MRAM-WRAM DMA transfer
```

- mram_write(); // WRAM-MRAM DMA transfer
- STREAM benchmark
 - COPY, COPY-DMA, ADD, SCALE, TRIAD
- Strided access pattern
 - Coarse-grain/Fine-grain strided access
- Random access pattern (GUPS)



MRAM Read and Write Latency (I)





$$MRAM \ Bandwidth \ \left(in \frac{B}{S}\right) = \frac{size \times frequency_{DPU}}{MRAM \ Latency}$$


We can model the MRAM latency with a linear expression


MRAM Latency (in cycles) = $\alpha + \beta \times size$

In our measurements, β equals 0.5 cycles/byte. Theoretical maximum MRAM bandwidth = 700 MB/s at 350 MHz



MRAM Read and Write Latency (II)





KEY OBSERVATION 4

- The DPU's Main memory (MRAM) bank access latency increases linearly with the transfer size.
- The maximum theoretical MRAM bandwidth is 2 bytes per cycle.

MRAM Bandwidth


- Goal
 - Measure MRAM bandwidth for different access patterns
- Microbenchmarks
 - Latency of a single DMA transfer for different transfer sizes

```
mram_read(); // MRAM-WRAM DMA transfer
```

- mram_write(); // WRAM-MRAM DMA transfer
- STREAM benchmark
 - COPY, COPY-DMA, ADD, SCALE, TRIAD
- Strided access pattern
 - Coarse-grain/Fine-grain strided access
- Random access pattern (GUPS)



STREAM Benchmark: Bandwidth Saturation



KEY OBSERVATION 5

- When the access latency to an MRAM bank for a streaming benchmark (COPY-DMA, COPY, ADD) is larger than the pipeline latency (i.e., execution latency of arithmetic operations and WRAM accesses), the performance of the DPU saturates at a number of tasklets smaller than 11. This is a memory-bound workload.
- When the pipeline latency for a streaming benchmark (SCALE, TRIAD) is larger than the MRAM access latency, the performance of a DPU saturates at 11 tasklets. This is a compute-bound workload.

MRAM Bandwidth

- Goal
 - Measure MRAM bandwidth for different access patterns
- Microbenchmarks
 - Latency of a single DMA transfer for different transfer sizes


```
mram_read(); // MRAM-WRAM DMA transfer
```

- mram write(); // WRAM-MRAM DMA transfer
- STREAM benchmark
 - COPY, COPY-DMA, ADD, SCALE, TRIAD
- Strided access pattern
 - Coarse-grain/Fine-grain strided access
- Random access pattern (GUPS)



DPU: Arithmetic Throughput vs. Operational Intensity *PIM Chip*


Task ID: 2946.001



Arithmetic Throughput vs. Operational Intensity (I)

- Goal
 - Characterize memory-bound regions and compute-bound regions for different datatypes and operations
- Microbenchmark
 - We load one chunk of an MRAM array into WRAM
 - Perform a variable number of operations on the data
 - Write back to MRAM
- The experiment is inspired by the Roofline model*
- We define operational intensity (OI) as the number of arithmetic operations performed per byte accessed from MRAM (OP/B)
- The pipeline latency changes with the operational intensity, but the MRAM access latency is fixed

Arithmetic Throughput vs. Operational Intensity (II)



In the memory-bound region, the arithmetic throughput increases with the operational intensity


In the compute-bound region, the arithmetic throughput is flat at its maximum

The throughput saturation point is the operational intensity where the transition between the memory-bound region and the compute-bound region happens

The throughput saturation point is as low as ¼ OP/B, i.e., 1 integer addition per every 32-bit element fetched



Arithmetic Throughput vs. Operational Intensity (III)



KEY OBSERVATION 6

The arithmetic throughput of a DRAM Processing Unit (DPU) saturates at low or very low operational intensity (e.g., 1 integer addition per 32-bit element). Thus, the DPU is fundamentally a compute-bound processor. We expect most real-world workloads be compute-bound in the UPMEM PIM architecture.

Outline

- Introduction
 - Accelerator Model
 - UPMEM-based PIM System Overview
- UPMEM PIM Programming
 - Vector Addition
 - CPU-DPU Data Transfers
 - Inter-DPU Communication
 - CPU-DPU/DPU-CPU Transfer Bandwidth
- DRAM Processing Unit
 - Arithmetic Throughput
 - WRAM and MRAM Bandwidth
- PrIM Benchmarks
 - Roofline Model
 - Benchmark Diversity
- Evaluation
 - Strong and Weak Scaling
 - Comparison to CPU and GPU
- Key Takeaways

PrIM Benchmarks


- Goal
 - A common set of workloads that can be used to
 - evaluate the UPMEM PIM architecture,
 - compare software improvements and compilers,
 - compare future PIM architectures and hardware
- Two key selection criteria:
 - Selected workloads from different application domains
 - Memory-bound workloads on processor-centric architectures
- 14 different workloads, 16 different benchmarks*

PrIM Benchmarks: Application Domains

Domain	Benchmark	Short name
Danca linear algebra	Vector Addition	VA
Dense linear algebra	Matrix-Vector Multiply	GEMV
Sparse linear algebra	Sparse Matrix-Vector Multiply	SpMV
Databases	Select	SEL
	Unique	UNI
Data analytics	Binary Search	BS
	Time Series Analysis	TS
Graph processing	Breadth-First Search	BFS
Neural networks	Multilayer Perceptron	MLP
Bioinformatics	Needleman-Wunsch	NW
Image processing	Image histogram (short)	HST-S
	Image histogram (large)	HST-L
Parallel primitives	Reduction	RED
	Prefix sum (scan-scan-add)	SCAN-SSA
	Prefix sum (reduce-scan-scan)	SCAN-RSS
	Matrix transposition	TRNS

Roofline Model

Intel Advisor on an Intel Xeon E3-1225 v6 CPU



All workloads fall in the memory-bound area of the Roofline

PrIM Benchmarks: Diversity

- PrIM benchmarks are diverse:
 - Memory access patterns
 - Operations and datatypes
 - Communication/synchronization

Domain	Benchmark	k Short name		Memory access pattern			Computation pattern		Communication/synchronization	
Domain	Jomain Benchmark		Sequential	Strided	Random	Operations	Datatype	Intra-DPU	Inter-DPU	
Dense linear algebra	Vector Addition	VA	Yes			add	int32_t			
	Matrix-Vector Multiply	GEMV	Yes			add, mul	uint32_t			
Sparse linear algebra	Sparse Matrix-Vector Multiply	SpMV	Yes		Yes	add, mul	float			
Databases	Select	SEL	Yes			add, compare	int64_t	handshake, barrier	Yes	
Databases	Unique	UNI	Yes			add, compare	int64_t	handshake, barrier	Yes	
Data analytics	Binary Search	BS	Yes		Yes	compare	int64_t			
	Time Series Analysis	TS	Yes			add, sub, mul, div	int32_t			
Graph processing	Breadth-First Search	BFS	Yes		Yes	bitwise logic	uint64_t	barrier, mutex	Yes	
Neural networks	Multilayer Perceptron	MLP	Yes			add, mul, compare	int32_t			
Bioinformatics	Needleman-Wunsch	NW	Yes	Yes		add, sub, compare	int32_t	barrier	Yes	
Image processing	Image histogram (short)	HST-S	Yes		Yes	add	uint32_t	barrier	Yes	
	Image histogram (long)	HST-L	Yes		Yes	add	uint32_t	barrier, mutex	Yes	
Parallel primitives	Reduction	RED	Yes	Yes		add	int64_t	barrier	Yes	
	Prefix sum (scan-scan-add)	SCAN-SSA	Yes			add	int64_t	handshake, barrier	Yes	
	Prefix sum (reduce-scan-scan)	SCAN-RSS	Yes			add	int64_t	handshake, barrier	Yes	
	Matrix transposition	TRNS	Yes		Yes	add, sub, mul	int64_t	mutex		

Outline

- Introduction
 - Accelerator Model
 - UPMEM-based PIM System Overview
- UPMEM PIM Programming
 - Vector Addition
 - CPU-DPU Data Transfers
 - Inter-DPU Communication
 - CPU-DPU/DPU-CPU Transfer Bandwidth
- DRAM Processing Unit
 - Arithmetic Throughput
 - WRAM and MRAM Bandwidth
- PrIM Benchmarks
 - Roofline Model
 - Benchmark Diversity
- Evaluation
 - Strong and Weak Scaling
 - Comparison to CPU and GPU
- Key Takeaways

Evaluation Methodology

- We evaluate the 16 PrIM benchmarks on two UPMEM-based systems:
 - 2,556-DPU system
 - 640-DPU system
- Strong and weak scaling experiments on the 2,556-DPU system
 - I DPU with different numbers of tasklets
 - I rank (strong and weak)
 - Up to 32 ranks

Strong scaling refers to how the execution time of a program solving a particular problem varies with the number of processors for a fixed problem size

Weak scaling refers to how the execution time of a program solving a particular problem varies with the number of processors for a fixed problem size per processor


Evaluation Methodology

- We evaluate the 16 PrIM benchmarks on two UPMEM-based systems:
 - 2,556-DPU system
 - 640-DPU system
- Strong and weak scaling experiments on the 2,556-DPU system
 - I DPU with different numbers of tasklets
 - I rank (strong and weak)
 - Up to 32 ranks
- Comparison of both UPMEM-based PIM systems to state-of-the-art CPU and GPU
 - Intel Xeon E3-1240 CPU
 - NVIDIA Titan V GPU




Strong Scaling: 1 DPU (I)

- Strong scaling experiments on I DPU
 - We set the number of tasklets to 1, 2, 4, 8, and 16
 - We show the breakdown of execution time:
 - DPU: Execution time on the DPU
 - Inter-DPU: Time for inter-DPU communication via the host CPU
 - CPU-DPU: Time for CPU to DPU transfer of input data
 - DPU-CPU:Time for DPU to CPU transfer of final results
 - Speedup over I tasklet



Strong Scaling: 1 DPU (II)

Task ID: 2946.001



VA, GEMV, SpMV, SEL, UNI, TS, MLP, NW, HST-S, RED, SCAN-SSA (Scan kernel), SCAN-RSS (both kernels), and TRNS (Step 2 kernel), the best performing number of tasklets is 16

Speedups 1.5-2.0x as we double the number of tasklets from 1 to 8.


Speedups 1.2-1.5x from 8 to 16, since the pipeline throughput saturates at 11 tasklets

KEY OBSERVATION 10

A number of tasklets greater than 11 is a good choice for most real-world workloads we tested (16 kernels out of 19 kernels from 16 benchmarks), as it fully utilizes the DPU's pipeline.


Strong Scaling: 1 Rank

- Strong scaling experiments on I rank
 - We set the number of tasklets to the best performing one
 - The number of DPUs is 1, 4, 16, 64
 - We show the breakdown of execution time:
 - DPU: Execution time on the DPU
 - Inter-DPU: Time for inter-DPU communication via the host CPU
 - CPU-DPU: Time for CPU to DPU transfer of input data
 - DPU-CPU: Time for DPU to CPU transfer of final results
 - Speedup over I DPU




Strong Scaling: 32 Ranks

- Strong scaling experiments on 32 ranks
 - We set the number of tasklets to the best performing one
 - The number of DPUs is 256, 512, 1024, 2048
 - We show the breakdown of execution time:
 - DPU: Execution time on the DPU
 - Inter-DPU: Time for inter-DPU communication via the host CPU
 - We do not show CPU-DPU/DPU-CPU transfer times
 - Speedup over 256 DPUs



Weak Scaling: 1 Rank



KEY OBSERVATION 17

Equally-sized problems assigned to different DPUs and little/no inter-DPU synchronization lead to linear weak scaling of the execution time spent on the DPUs (i.e., constant execution time when we increase the number of DPUs and the dataset size accordingly).

KEY OBSERVATION 18


Sustained bandwidth of parallel CPU-DPU/DPU-CPU transfers inside a rank of DPUs increases sublinearly with the number of DPUs.

CPU/GPU: Evaluation Methodology

- Comparison of both UPMEM-based PIM systems to state-of-the-art CPU and GPU
 - Intel Xeon E3-1240 CPU
 - NVIDIA Titan V GPU
- We use state-of-the-art CPU and GPU counterparts of PrIM benchmarks
 - https://github.com/CMU-SAFARI/prim-benchmarks
- We use the largest dataset that we can fit in the GPU memory
- We show overall execution time, including DPU kernel time and inter DPU communication

CPU/GPU: Performance Comparison (I)

Task ID: 2946.001




The 2,556-DPU and the 640-DPU systems outperform the CPU for all benchmarks except SpMV, BFS, and NW

The 2,556-DPU and the 640-DPU are, respectively, 93.0x and 27.9x faster than the CPU for 13 of the PrIM benchmarks

CPU/GPU: Performance Comparison (II)


Task ID: 2946.001



The 2,556-DPU outperforms the GPU for 10 PrIM benchmarks with an average of 2.54x

The performance of the 640-DPU is within 65% the performance of the CPU for the same 10 PrIM benchmarks

CPU/GPU: Performance Comparison (III)



KEY OBSERVATION 19


The UPMEM-based PIM system can outperform a state-of-the-art GPU on workloads with three key characteristics:

- Streaming memory accesses
- No or little inter-DPU synchronization
- No or little use of integer multiplication, integer division, or floating point operations

These three key characteristics make a workload potentially suitable to the UPMEM PIM architecture.

CPU/GPU: Energy Comparison

Task ID: 2946.001




The 640-DPU system consumes on average 1.64x less energy than the CPU for all 16 PrIM benchmarks

For 12 benchmarks, the 640-DPU system provides energy savings of 5.23x over the CPU

Outline

- Introduction
 - Accelerator Model
 - UPMEM-based PIM System Overview
- UPMEM PIM Programming
 - Vector Addition
 - CPU-DPU Data Transfers
 - Inter-DPU Communication
 - CPU-DPU/DPU-CPU Transfer Bandwidth
- DRAM Processing Unit
 - Arithmetic Throughput
 - WRAM and MRAM Bandwidth
- PrIM Benchmarks
 - Roofline Model
 - Benchmark Diversity
- Evaluation
 - Strong and Weak Scaling
 - Comparison to CPU and GPU
- Key Takeaways




The throughput saturation point is as low as ¼ OP/B, i.e., 1 integer addition per every 32-bit element fetched

Operational Intensity (OP/B)

KEY TAKEAWAY 1


The UPMEM PIM architecture is fundamentally compute bound. As a result, the most suitable workloads are memory-bound.



KEY TAKEAWAY 2

The most well-suited workloads for the UPMEM PIM architecture use no arithmetic operations or use only simple operations (e.g., bitwise operations and integer addition/subtraction).





KEY TAKEAWAY 3

The most well-suited workloads for the UPMEM PIM architecture require little or no communication across DPUs (inter-DPU communication).



KEY TAKEAWAY 4

- UPMEM-based PIM systems **outperform state-of-the-art CPUs in terms of performance** (by 23.2× on 2,556 DPUs for 16 PrIM benchmarks) **and energy efficiency on most of PrIM benchmarks**.
- UPMEM-based PIM systems **outperform state-of-the-art GPUs on a majority of PrIM benchmarks** (by 2.54× on 2,556 DPUs for 10 PrIM benchmarks), and the outlook is even more positive for future PIM systems.
- UPMEM-based PIM systems are **more energy-efficient than state-of-the-art CPUs and GPUs on workloads that they provide performance improvements**over the CPUs and the GPUs.

Executive Summary

- Data movement between memory/storage units and compute units is a major contributor to execution time and energy consumption
- Processing-in-Memory (PIM) is a paradigm that can tackle the data movement bottleneck
 - Though explored for +50 years, technology challenges prevented the successful materialization
- UPMEM has designed and fabricated the first publicly-available real-world PIM architecture
 - DDR4 chips embedding in-order multithreaded DRAM Processing Units (DPUs)
- Our work:
 - Introduction to UPMEM programming model and PIM architecture
 - Microbenchmark-based characterization of the DPU
 - Benchmarking and workload suitability study
- Main contributions:
 - Comprehensive characterization and analysis of the first commercially-available PIM architecture
 - **PrIM** (<u>Pr</u>ocessing-<u>I</u>n-<u>M</u>emory) benchmarks:
 - 16 workloads that are memory-bound in conventional processor-centric systems
 - Strong and weak scaling characteristics
 - Comparison to state-of-the-art CPU and GPU
- Takeaways:
 - Workload characteristics for PIM suitability
 - Programming recommendations
 - Suggestions and hints for hardware and architecture designers of future PIM systems
 - PrIM: (a) programming samples, (b) evaluation and comparison of current and future PIM systems

Short Paper Version

Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware

Juan Gómez-Luna ETH Zürich

Izzat El Hajj American University of Beirut

University of Malaga

National Technical University of Athens

Ivan Fernandez Christina Giannoula Geraldo F. Oliveira Onur Mutlu ETH Zürich

ETH Zürich

https://doi.org/10.1109/IGSC54211.2021.9651614

https://arxiv.org/pdf/2110.01709.pdf

https://github.com/CMU-SAFARI/prim-benchmarks



Long Paper Version

Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture

Juan Gómez-Luna¹ Izzat El Hajj² Ivan Fernandez^{1,3} Christina Giannoula^{1,4} Geraldo F. Oliveira¹ Onur Mutlu¹

¹ETH Zürich ²American University of Beirut ³University of Malaga ⁴National Technical University of Athens

https://doi.org/10.1109/ACCESS.2022.3174101

https://arxiv.org/pdf/2105.03814.pdf

https://github.com/CMU-SAFARI/prim-benchmarks




Understanding a Modern PIM Architecture






PrIM Repository

- All microbenchmarks, benchmarks, and scripts
- https://github.com/CMU-SAFARI/prim-benchmarks





Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures

Christina Giannoula

Ivan Fernandez, Juan Gomez-Luna, Nectarios Koziris, Georgios Goumas, Onur Mutlu



「ask ID: 2946.001










Load-Balance across Threads

Multithreaded PIM Cores:



- Various load-balance schemes across threads
- Various synchronization approaches among threads








Synchronization Approaches

Task ID: 2946.001

Multithreaded PIM Core:









SparseP Software Package

25 SpMV kernels for PIM Systems → https://github.com/CMU-SAFARI/SparseP

Partitioning	Matrix Format	Load-Balancing			
9 x 1D Kernels	CSR	rows, nnzs *			
	COO •	rows, nnzs *, nnzs			
	BCSR	blocks ^, nnzs ^			
	BCOO 4	blocks, nnzs			
4x 2D Equally-Sized Tiles	CSR				
	COO •				
	BCSR				
	BCOO A				
6x 2D Equally-Wide Tiles	CSR	nnzs *			
	COO •	nnzs			
	BCSR	blocks ^, nnzs ^			
	BCOO A	blocks, nnzs			
6x 2D Variable-Sized Tiles	CSR	nnzs *			
	COO •	nnzs			
	BCSR	blocks ^, nnzs ^			
	BCOO ▲	blocks, nnz			

Load-balance across PIM cores/threads:

- * row-granularity (CSR)
- hock-row-granularity (BCSR)

Synchronization among threads of a PIM core:

△ lb-cg, lb-fb, lf (COO, BCOO)

Data Types:

- 8-bit integer
- 16-bit integer
- 32-bit integer
- 64-bit integer
- 32-bit float
- 64-bit float





SparseP Paper

Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems

Christina Giannoula^{1,2} Ivan Fernandez^{1,3} Juan Gómez-Luna¹ Nectarios Koziris² Georgios Goumas² Onur Mutlu¹
¹ETH Zürich ²National Technical University of Athens ³University of Malaga

https://doi.org/10.1145/3489048.3522661 https://arxiv.org/pdf/2204.00900.pdf https://github.com/CMU-SAFARI/SparseP https://youtu.be/5kaOsJKlGrE





A Framework for High-throughput Sequence Alignment using Real Processing-in-Memory Systems

A Framework for High-throughput Sequence Alignment using Real Processing-in-Memory Systems

Safaa Diab¹, Amir Nassereldine¹, Mohammed Alser², Juan Gómez Luna², Onur Mutlu², Izzat El Hajj¹

¹American University of Beirut, Lebanon ²ETH Zürich, Switzerland

https://arxiv.org/pdf/2204.02085.pdf

https://arxiv.org/pdf/2208.01243.pdf



Machine Learning Training on a Real PIM System

An Experimental Evaluation of Machine Learning Training on a Real Processing-in-Memory System

Juan Gómez-Luna¹ Yuxin Guo¹ Sylvan Brocard² Julien Legriel² Remy Cimadomo² Geraldo F. Oliveira¹ Gagandeep Singh¹ Onur Mutlu¹

¹ETH Zürich ²UPMEM

https://arxiv.org/pdf/2206.06022.pdf

https://arxiv.org/pdf/2207.07886.pdf



In-Memory Processing ISVLSI 2022 Special Session

IEEE Computer Society Annual Symposium on VLSI




Adonis room
Ailathon resort, Paphos, Cyprus **July 4th, 2022**


https://youtu.be/qeukNs5XI3g
https://safari.ethz.ch/presentations/

Processing-in-Memory Course (Spring 2022)

- Short weekly lectures
- Hands-on projects




https://youtube.com/playlist?list=PL5Q2soXY2Zi-0NK1C5vi2Zx9nmE 3-cKN




https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=processing in memory

Heterogeneous Systems Course (Spring 2022)

- Short weekly lectures
- Hands-on projects




https://youtube.com/playlist?list=PL5Q2soXY2Zi9XrgXR38IM FTjmY6h7Gzm



https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=heterogeneous systems

More P&S Courses: SSDs, Memory, Bioinformatics...

- Understanding and Improving Modern DRAM Performance, Reliability, and Security with Hands-On Experiments
- Designing and Evaluating Memory Systems and Modern Software Workloads with Ramulator
- Accelerating Genome Analysis with FPGAs, GPUs, and New Execution Paradigms
- Genome Sequencing on Mobile Devices
- Understanding and Designing Modern NAND Flash-Based Solid-State Drives (SSDs)
- Intelligent Architectures using Hardware/Software Cooperative Techniques



https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=start

Benchmarking Memory-Centric Computing Systems:

Analysis of Real Processing-in-Memory Hardware

Juan Gómez Luna, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F. Oliveira, Onur Mutlu

https://arxiv.org/pdf/2105.03814.pdf

https://github.com/CMU-SAFARI/prim-benchmarks







Benchmarking Memory-Centric Computing Systems: Analyzia of Paul Processing in Memory Hardway

Analysis of Real Processing-in-Memory Hardware

<u>Juan Gómez-Luna</u>, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F. Oliveira, Onur Mutlu